Abstract-LINC can achieve linear amplification by using high-efficiency amplifiers. This work presents an all-digital LINC signal component separator (SCS) including the phase calculation digital signal processing and two digital-control phase shifters (DCPSs). With the duplicate DCPSs, a pre-calibration scheme is introduced to guarantee the codeword-to-phase linearity and accuracy under different PVT conditions. The proposed DCPS design provides 8-bit resolution at 100 MHz with RMS error 10 ps (0.36°) resulting in system EVM -29.21 dB with 64-QAM OFDM signals, and the performance can meet the requirements specified in IEEE 802.11a. This work is implemented in a 90nm CMOS process. With the voltage scaling scheme to specific power domains and the low-complexity DCPS design, the overall SCS consumes 850.51 f-l W from 0.5 V and 1.0 V supplies.
I. INTRODUCTION
Orthogonal frequency division multiplexing (OFDM) is a very attractive technique due to the high-bit-rate transmission and high spectrum efficiency. However, one of the major restriction of OFDM system is high peak-to-average power ratio (PAPR). To avoid the signal distortion, the power am plifier (PA) requires larger dynamic range, and the back-off operation sacrifices the amplification efficiency. That means the transmitter requires to use more DC power to achieve specified transmitted power, and that causes lots of power wasted. Linear amplification by nonlinear components (LINC) [1] (also called outphasing [2] ) has been proposed to achieve linear amplification with high efficiency. As shown in Fig. l(a) , the signal component separator (SCS) separates the phase and amplitude modulated signal into two constant-envelope phase modulated signals, which can be amplified by two nonlinear power amplifies with 100% efficiency theoretically. Then, the original signal can be reconstructed by combining these two signals.
Although LINC improves the power amplification effi ciency, an accurate and low-power signal separation becomes another design challenge since it is the extra overhead for an LINC transmitter. Analog approaches in [3] - [5] have been proposed to obtain the constant-envelope signals. However, accurate nonlinear calculations by analog implementations are difficult and sensitive to PVT variations. To achieve an accurate signal separation, digital signal processing (DSP) is assumed to be the best choice [6] , [7] , but it suffers from high power consumption because of wide band with nonlinear signal separation (8-16 times of symbol rate [8] ). Besides, four digital-to-analog converters (DACs) and reconstruction filters operating at high frequency are required and cause significant power consumption. Furthermore, I-Q mismatch of quadrature modulators in both branches results in unexpected out-of-band radiation [9] . Instead of generating these constant-envelope signals by DACs and quadratic modulators, [10] - [13] calculated the phases of the constant-envelope signals by DSP, and then the desired constant-envelope signals can be generated by two phase modulators. Although the high-speed DACs and quadra ture modulators can be replaced by two phase modulators, the low-power phase calculation DSP and the accurate phase modulators with wide signal bandwidth should be investigated.
In this work, a low power SCS with digital-control phase shifters (DCPSs) behaved as phase modulators is presented. The proposed design, including the phase calculation and DCPSs, is all-digital and standard-cell-based, so it can benefit from the technology size scaling and has less noise effects than analog approaches. To reduce DSP power consumption and maintain the DCPS accuracy at the same time, the overall design is partitioned into two independent power domains with specific supply voltages. The low-complexity, 8-bit resolution DCPS with the phase changing rate up to 50MHz is proposed to generate the phase-modulated signal. By exploiting the symmetric property of the DCPS pair, a pre-calibration scheme with small extra overhead is also introduced to keep the codeword-to-phase linearity and accuracy under different PVT conditions. This paper is organized as follows. In section II, the behavior of a LINC transmitter with the proposed all-digital SCS is given. The SCS implementation details, including the low power scheme, DCPS design and corresponding pre calibration flow are presented in section III. Section IV shows the circuit simulation results and overall system performance. Finally the conclusion is given in section V.
II. LINC TR ANSMITTER

A. SCS Method in LINC
We express the baseband signals as 8b(t) = 8 i (t) + j8q(t) = A(t)e j8 (t ) where A(t) is the envelope given by A (t) = J 8; (t) + 8� (t) , and the 8(t) is the phase given by 8 (t) = tan-1 (8q (t) / 8 i (t)) , (I) so the front-end signals at radio frequency We can be expressed as 8 (t) = (8 i (t) + j8q (t)) eWct = A (t) e j (wct+ 8 (t».
From Fig. I(b Instead of up-conversion to radio frequency directly, the proposed LINC system shown in Fig. 2 is based on 2-stage up-conversion to reduce the digital circuits complexity. The baseband OFDM bandwidth is 5 MHz with maximum 10 times oversampling rate, therefore, the operation speed of phase calculation DSP is up to 50 MHz. With the adequate 8-bit phase information from the phase calculation DSP, the DCPSs generate phase-modulated signals at IF frequency 100 MHz by controlling the delay time, then we up-convert the output signals to our target radio frequency by two mixers. Ideally, the output waveforms of the proposed all-digital SCS are square waves with phase information, so low-pass filters are added after the SCS to eliminate the harmonic terms. And the band pass filters are used to reject the image components from the second stage up-conversion. Then the phase-modulated signals with constant envelopes can be amplified by two nonlinear PAs with high efficiency and combined together by a power combiner to reconstruct the original signal.
III. CIRCUITS IMPLEMENTATION
A. Power Domain and Voltage Scaling Scheme
The proposed SCS block diagram is shown in Fig. 3 , in cluding the phase calculator, DCPS pair, register file, codeword mapper, phase detector (PD), and controller. Overall design is partitioned to two independent power domains -0.5V-domain and default I.OV-domain. The supply voltage of all DSP blocks, including the phase calculator, register file, codeword mapper, and controller, are scaled to 0. 5 V to reduce both dynamic power and satic power. To apply the voltage scaling scheme in the standard-cell-based design procedure, the cell behavior and timing information under 0. 5 V supply voltage are simulated and re-calibrated, then the cell library after picking out the cells which can work normally is reconstructed. With the reconstructed 0. 5 V cell library, the proposed SCS design can be implemented by exploiting standard-cell-based design procedure. Low supply voltage limits the operation speed, so the complex operations, such as long-bit division, are avoided in this chip. For example, the computation of 8(t) in (1) requires a long-bit division first, but we used the following equation to avoid the division:
where logarithm function can be implemented by a 8-bit input look-up table.
Except the DSP blocks, the DCPS pair uses 1.0 V to ensure the resolution and accuracy. Besides, the default domain also uses 1.0 V to interface with 10 pads. All the output signals from the 0.5 V domain interface with the default domain by 0.5V-l.0V level shifters.
B. Phase Calculator, DCPS, and Mapper
Assume the oversampled baseband signals are quantized to 8 bits, both B(t ) and ¢(t ) can be obtained from look-up tables in the phase calculation block. Then, the 8-bit phase codewords P I and P2 can be acquired. Fig. 4 shows the proposed DCPS design architecture. Close loop circuits have restrictions to achieve the multi-phase generation with high-speed phase changing rate due to the long convergence duration. Therefore, an open-loop digital control delay line is suggested to provide the specific phases without convergence cycles. To achieve adequate resolution and accuracy under all PVT condictions, the proposed delay lines use more control bits to cover the variations caused by PVT and also to maintain the fine-tune accuracy. This DCPS design contains 2-stages delay line with 9 bits coarse-tune codeword C and 5 bits fine-tune codeword F. This two-stage delay line is based on power-of-2 architecture to reduce the encoder complexity. The digital control varactors (DCV) [14] is applied to the fine-tune stage to generate ps-Ievel resolution by adding small capacitance loading. All components in the proposed DCPS are standard cells, so the overall complexity is low and circuits are less sensitive to noise.
A mapper converts 8-bit phase codeword P to 14-bit code word C and F for DCPS, such that the DCPS can provide 256 phases with ps-Ievel accuracy. The relationship between the 2-stage DCPS codewords and the corresponding output delay is shown in Fig. 5 . With the phase codeword P = k, the output 
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Increase Note that no long-bit divider is required in all DSP functions, so the hardware complexity is much reduced.
However, C (M) , F (M) , and (3 are varied since the cell delay are influenced by PVT conditions. Therefore, a pre-calibration scheme is proposed to detect these information for mapper before the normal operation.
C. Pre-calibration Scheme for DCPS
Taking the advantage of the same electronic property in the dual DCPSs, a pre-calibration flow and corresponding cordword settings are shown in Fig. 6 . The simplified block diagram for the pre-calibration is shown in Fig. 7 , and only an extra phase detector (PD) with simple control is required.
The pre-calibration has two states, the target of the first state is to detect C (M) and F (M) corresponding to the output delay T27r. Denote C I and FI as the control codeword for DCPS1, 
IV. SIMUL ATION RESULTS
The proposed design is simulated in 90nm standard CMOS process with the maximum DSP operation rate 50 MHz and IF frequency 100 MHz. Fig. 8 shows two simulated DCPS output waveforms. The constant delay is 963.48 ps when the phase codeword is 0, and we used phase codewords 32 and 33 arbitrarily to confirm the resolution during the 256 phases. The difference of these two waveform delays is 36.54 ps which is close to the desired value 39.06 ps. Codeword (Mapper input) coarse-tune and fine-tune cover range of the proposed DCPS respectively. Since the coarse-tune range can cover IO ns and the fine-tune range can cover the coarse resolution in all PVT conditions, the DCPS can generate all required phase with fine-tune resolution. For 5 bits control in the DCPS fine-tune stage, the average resolution 4.80 ps can be achieved even in the worst case, that corresponds to 0.17° phase fine-tune capability and can support phase mismatch calibration in [15] .
The relationship between the phase codeword P and output delays under different PVT corners is shown in Fig. 9 , and the linearity and accuracy are guaranteed according to the proposed pre-calibration scheme. The DCPS with the mapper can provide 8-bit resolution with RMS error 10 ps (0.36°).
The jitter of the proposed DCPS with different codeword is also simulated in Fig. 10 , and the RMS and maxmum jitter are 8.66 ps and 15.19 ps respectively when worst case.
To verify the system performance with the proposed SCS, the DCPS performances, including the accuracy, linearity and 
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In Phase Fig. 11 . Simulated output signal constellation. jitter, are considered in the overall system simulation platform. The simulation platform is constructed in MATLAB with an ideal PA behavior model. During the simulation, we use IEEE 802.11a as our specification reference. Assume less than 2°C temperature varies during the transmission, 64-QAM signals in 64-points FFT OFDM system are simulated with our proposed all-digital SCS. Fig. 11 shows the simulated constellation of the output signal, and the error vector magnitude (EVM) is -29.21 dB which is less than the target specification -25 dB.
Since the baseband symbol rate is 5 MHz, the bandwidth of the 802.11a mask is scaled to 114 as our specification, and the simulated spectrum shown in Fig. 12 can pass the mask test. in Table. II. Note that the extra hardware overhead of the proposed pre-calibration scheme is only the PD which costs 62.73 f.. t W when calibration state. The overall design power consumption is 850.51 f.. tW and 913.24 f.. tW during the normal operation and pre-calibration respectively. Then the overall power consumption of the transmitter can be reduced since the amplification efficiency of PAs is improved and the extra overhead SCS only costs less than 1 m W. Finally, the layout of a test chip with area of 0.2025 mm 2 is shown in Fig. 14 . And the overall design is summarized in Table. III.
V. CONCLUSION
An all-digital and standard-cell-based SCS is presented. With the power domain partition and voltage scaling, the power consumption of DSP circuits can be reduced. With the pre-calibration scheme, the proposed low-complexity DCPS pair with high resolution can generate phase-modulated signals accurately under all PVT conditions. Therefore, a low-power and accurate SCS can be achieved for OFDM LINC system. The proposed method can be applied to general OFDM com munications to enhance power efficinecy while maintaining similar link performance.
